FEDD56V62160E-01
OKI Semiconductor
MD56V62160E
Page Read & Write Cycle (Same Bank) @CAS Latency = 2, Burst Length = 4
10 11 12 13 14 15 16 17 18 19
CLK
High
CKE
CS
Bank A Active
RAS
CAS
ICCD
ADDR
Ca0
Cb0
Cc0
Cd0
A12,
A13
A10
DQ
Qa0 Qa1 Qb0 Qb1
Dc0 Dc1 Dd0
lOWD
tWR
Note 2
WE
Note 1
UDQM,
LDQM
Read Command
Read Command
Write Command
Precharge Command
Write Command
*Notes: 1. To write data before a burst read ends, UDQM and LDQM should be asserted three cycles prior to the
write command to avoid bus contention.
2. To assert row precharge before a burst write ends, wait tWR after the last write data input.
Input data during the precharge input cycle will be masked internally.
13/34
OKI [ OKI ELECTRONIC COMPONETS ]
