TECHNICAL DATA
IN74HC4015A
Dual 4-Bit Shift Register
High-Performance Silicon-Gate CMOS
The device inputs are compatible with standard CMOS outputs; with
pullup resistors, they are compatible with LS/ALSTTL outputs.
This device consists of two identical independent 4-stage serial-
input/parallel-output registers. Each register has independent Clock and
Reset inputs as well as a single serial Data input. “Q” outputs are
available from each of the four stages on both registers. All register stages
are D-type, master-slave flip-flops. The logic level present at the Data
input is transferred into the first register stage and shifted over one stage
at each positive-going clock transition. Resetting of all stages is
accomplished by a high level on the reset line.
ORDERING INFORMATION
IN74HC4015AN Plastic
IN74HC4015AD SOIC
TA = -55° to 125° C for all packages
•
•
•
•
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 2.0 to 6.0 V
Low Input Current: 1.0 μA
High Noise Immunity Characteristic of CMOS Devices
PIN ASSIGNMENT
LOGIC DIAGRAM
FUNCTION TABLE
Inputs
Data
L
Outputs
Clock
X
Reset
Q0
Qn
L
L
L
H
L
H
Qn-1
Qn-1
H
PIN 16 = VCC
PIN 8 = GND
*
*
X
Q0
L
Qn
X
L
* = No Change
X = don’t care
Rev. 00
IKSEMICON [ IK SEMICON CO., LTD ]
