欢迎访问ic37.com |
会员登录 免费注册
发布采购

512MILFT 参数 Datasheet PDF下载

512MILFT图片预览
型号: 512MILFT
PDF下载: 下载PDF文件 查看货源
内容描述: LOCOâ ?? ¢ PLL时钟乘法器 [LOCO™ PLL CLOCK MULTIPLIER]
分类和应用: 晶体时钟发生器微控制器和处理器外围集成电路光电二极管PC
文件页数/大小: 7 页 / 186 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号512MILFT的Datasheet PDF文件第2页浏览型号512MILFT的Datasheet PDF文件第3页浏览型号512MILFT的Datasheet PDF文件第4页浏览型号512MILFT的Datasheet PDF文件第5页浏览型号512MILFT的Datasheet PDF文件第6页浏览型号512MILFT的Datasheet PDF文件第7页  
DATASHEET  
LOCO™ PLL CLOCK MULTIPLIER  
ICS512  
Description  
Features  
The ICS512 is the most cost effective way to generate  
a high-quality, high frequency clock output and a  
reference clock from a lower frequency crystal or clock  
input. The name LOCO stands for Low Cost Oscillator,  
as it is designed to replace crystal oscillators in most  
electronic systems. Using Phase-Locked-Loop (PLL)  
techniques, the device uses a standard fundamental  
mode, inexpensive crystal to produce output clocks up  
to 200 MHz. With a reference output, this chip plus an  
inexpensive crystal can replace two oscillators  
Packaged as 8-pin SOIC or die  
Pb (lead ) free package  
Upgrade of popular ICS502 with:  
— changed multiplier table  
— higher operating frequncies  
Zero ppm multiplication error  
Easy to cascade with other 5xx series  
Input crystal frequency of 5 - 27 MHz  
Input clock frequency of 2 - 50 MHz  
Output clock frequencies up to 200 MHz  
Compatible with all popular CPUs  
Stored in the chip’s ROM is the ability to generate nine  
different multiplication factors, allowing one chip to  
output many common frequencies (see table on page  
2).  
This product is intended for clock generation. It has low  
output jitter (variation in the output period), but input to  
output skew and jitter are not defined or guaranteed.  
For applications which require defined input to output  
skew, use the ICS570B.  
Duty cycle of 45/55 up to 200 MHz  
Mask option for nine selectable frequencies  
Operating voltages of 3.0 to 5.5 V  
Industrial temperature version available  
Advanced, low power CMOS process  
Block Diagram  
VDD  
PLL Clock  
Synthesis  
and Control  
Circuitry  
CLK  
REF  
2
S1, S0  
X1/ICLK  
Crystal or  
Clock input  
Crystal  
Oscillator  
X2  
Optional crystal  
capacitors  
GND  
IDT™ / ICS™ LOCO™ PLL CLOCK MULTIPLIER  
1
ICS512  
REV H 051310