欢迎访问ic37.com |
会员登录 免费注册
发布采购

501GIT 参数 Datasheet PDF下载

501GIT图片预览
型号: 501GIT
PDF下载: 下载PDF文件 查看货源
内容描述: [Clock Generator, 140MHz, CMOS, PDSO8, 3 MM, MSOP-8]
分类和应用: 时钟光电二极管外围集成电路晶体
文件页数/大小: 9 页 / 225 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号501GIT的Datasheet PDF文件第2页浏览型号501GIT的Datasheet PDF文件第3页浏览型号501GIT的Datasheet PDF文件第4页浏览型号501GIT的Datasheet PDF文件第5页浏览型号501GIT的Datasheet PDF文件第6页浏览型号501GIT的Datasheet PDF文件第7页浏览型号501GIT的Datasheet PDF文件第8页浏览型号501GIT的Datasheet PDF文件第9页  
DATASHEET  
LOCO™ PLL CLOCK MULTIPLIER  
ICS501  
Description  
Features  
TM  
The ICS501 LOCO is the most cost effective way to  
Packaged as 8-pin SOIC, MSOP, or die  
generate a high-quality, high-frequency clock output from a  
lower frequency crystal or clock input. The name LOCO  
stands for Low Cost Oscillator, as it is designed to replace  
crystal oscillators in most electronic systems. Using  
Phase-Locked Loop (PLL) techniques, the device uses a  
standard fundamental mode, inexpensive crystal to  
produce output clocks up to 160 MHz.  
Available in RoHS 5 (green) or RoHS 6 (green and lead  
free) compliant packaging  
IDT’s lowest cost PLL clock  
Zero ppm multiplication error  
Input crystal frequency of 5 - 27 MHz  
Input clock frequency of 2 - 50 MHz  
Output clock frequencies up to 160 MHz  
Extremely low jitter of 25 ps (one sigma)  
Compatible with all popular CPUs  
Duty cycle of 45/55 up to 160 MHz  
Nine selectable frequencies  
Stored in the chip’s ROM is the ability to generate nine  
different multiplication factors, allowing one chip to output  
many common frequencies (see table on page 2).  
The device also has an output enable pin which tri-states  
the clock output when the OE pin is taken low.  
This product is intended for clock generation. It has low  
output jitter (variation in the output period), but input to  
output skew and jitter are not defined or guaranteed. For  
applications which require defined input to output skew, use  
the ICS570B.  
Operating voltage of 3.3 V or 5.0 V  
Tri-state output for board level testing  
25 mA drive capability at TTL levels  
Ideal for oscillator replacement  
Industrial temperature version available  
Advanced, low-power CMOS process  
NOTE: EOL for non-green parts to occur on 5/13/10  
per PDN U-09-01  
Not recommended for new designs. Use the IDT5V40501 for all new designs.  
Block Diagram  
VDD  
2
S1:0  
PLL Clock  
Multiplier  
Circuitry  
X1/ICLK  
CLK  
Crystal or  
Clock input  
Crystal  
Oscillator  
and ROM  
X2  
Optional crystal capacitors  
OE  
GND  
IDT™ / ICS™ LOCO™ PLL CLOCK MULTIPLIER  
1
ICS501  
REV Q 092209