欢迎访问ic37.com |
会员登录 免费注册
发布采购

501BMI 参数 Datasheet PDF下载

501BMI图片预览
型号: 501BMI
PDF下载: 下载PDF文件 查看货源
内容描述: [Clock Generator, 15MHz, CMOS, PDSO8, 0.150 INCH, SOIC-8]
分类和应用: 时钟光电二极管外围集成电路晶体
文件页数/大小: 7 页 / 181 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号501BMI的Datasheet PDF文件第2页浏览型号501BMI的Datasheet PDF文件第3页浏览型号501BMI的Datasheet PDF文件第4页浏览型号501BMI的Datasheet PDF文件第5页浏览型号501BMI的Datasheet PDF文件第6页浏览型号501BMI的Datasheet PDF文件第7页  
DATASHEET  
LOCO™ PLL CLOCK MULTIPLIER  
ICS501B  
Description  
Features  
TM  
The ICS501B LOCO is the most cost effective way to  
Packaged as 8 pin SOIC or die  
Available in Pb (lead) free package  
IDT’s lowest cost PLL clock  
generate a high-quality clock output from a lower  
frequency crystal or clock input. The name LOCO  
stands for Low Cost Oscillator, as it is designed to  
replace crystal oscillators in most electronic systems.  
Using Phase-Locked Loop (PLL) techniques, the  
device uses a standard fundamental mode,  
inexpensive crystal to produce output clocks up to 15  
MHz.  
Zero ppm multiplication error  
Output clock frequencies up to 15 MHz  
Extremely low jitter of 25 ps (one sigma)  
Compatible with popular CPUs  
Duty cycle of 45/55 up to 20 MHz  
Nine selectable frequencies  
Operating voltage of 3.3 V or 5.5 V  
Tri-state output for board level testing  
25 mA drive capability at TTL levels  
Ideal for oscillator replacement  
Industrial temperature version available  
Advanced, low-power CMOS process  
Stored in the chip’s ROM is the ability to generate nine  
different multiplication factors, allowing one chip to  
output many common frequencies (see table on page  
2).  
The device also has an output enable pin which  
tri-states the clock output when the OE pin is taken low.  
This product is intended for clock generation. It has low  
output jitter (variation in the output period), but input to  
output skew and jitter are not defined or guaranteed.  
For applications which require defined input to output  
skew, use the ICS570B.  
NOTE: EOL for non-green parts to occur on  
5/13/10 per PDN U-09-01  
Block Diagram  
VDD  
2
S1:0  
PLL Clock  
Multiplier  
Circuitry  
and ROM  
X1/ICLK  
CLK  
Crystal or  
Clock input  
Crystal  
Oscillator  
X2  
Optional crystal capacitors  
OE  
GND  
IDT™ / ICS™ LOCO™ PLL CLOCK MULTIPLIER  
1
ICS501B  
REV E 092209