欢迎访问ic37.com |
会员登录 免费注册
发布采购

276GI-XX 参数 Datasheet PDF下载

276GI-XX图片预览
型号: 276GI-XX
PDF下载: 下载PDF文件 查看货源
内容描述: [Clock Generator, 200MHz, CMOS, PDSO16, 0.173 INCH, TSSOP-16]
分类和应用: 时钟光电二极管外围集成电路晶体
文件页数/大小: 10 页 / 228 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号276GI-XX的Datasheet PDF文件第2页浏览型号276GI-XX的Datasheet PDF文件第3页浏览型号276GI-XX的Datasheet PDF文件第4页浏览型号276GI-XX的Datasheet PDF文件第5页浏览型号276GI-XX的Datasheet PDF文件第6页浏览型号276GI-XX的Datasheet PDF文件第7页浏览型号276GI-XX的Datasheet PDF文件第8页浏览型号276GI-XX的Datasheet PDF文件第9页  
DATASHEET  
TRIPLE PLL FIELD PROGRAMMABLE VCXO CLOCK SYNTHESIZER  
ICS276  
Description  
Features  
The ICS276 field programmable VCXO clock synthesizer  
generates up to three high-quality, high-frequency clock  
outputs including multiple reference clocks from a  
low-frequency crystal input. It is designed to replace  
crystals and crystal oscillators in most electronic systems.  
Packaged as 16-pin TSSOP  
Eight addressable registers  
Replaces multiple crystals and oscillators  
Output frequencies up to 200 MHz at 3.3 V  
Input crystal frequency of 5 to 27 MHz  
Up to three reference outputs  
Operating voltages of 3.3 V  
VDDO output control from 1.8 V to 3.3 V  
Controllable output drive levels  
TM  
Using IDT’s VersaClock software to configure PLLs and  
outputs, the ICS276 contains a One-Time Programmable  
(OTP) ROM for field programmability. Programming  
features include VCXO and eight selectable configuration  
registers.  
Advanced, low-power CMOS process  
Available in Pb (lead) free packaging  
Each of the outputs are powered by a single VDDO voltage.  
VDDO may vary from 1.8 V to VDD.  
Using Phase-Locked Loop (PLL) techniques, the device  
runs from a standard fundamental mode, inexpensive  
crystal, or clock. It can replace VCXOs, multiple crystals  
and oscillators, saving board space and cost.  
NOTE: EOL for non-green parts to occur on  
5/13/10 per PDN U-09-01  
The ICS276 is also available in factory programmed custom  
versions for high-volume applications.  
Block Diagram  
3
VDDO  
VDD  
3
OTP  
PLL1  
S2:S0  
ROM  
with  
CLK1  
CLK2  
CLK3  
PLL  
Values  
Divide  
Logic  
and  
Output  
Enable  
Control  
PLL2  
PLL3  
VIN  
X1  
X2  
Voltage  
Controlled  
Crystal  
Crystal  
Oscillator  
GND  
2
External capacitors  
are required.  
PDTS  
IDT™ / ICS™ TRIPLE PLL FIELD PROGRAMMABLE VCXO CLOCK SYNTHESIZER 1  
ICS276  
REV D 081809