欢迎访问ic37.com |
会员登录 免费注册
发布采购

252PMLF 参数 Datasheet PDF下载

252PMLF图片预览
型号: 252PMLF
PDF下载: 下载PDF文件 查看货源
内容描述: [FIELD PROGRAMMABLE DUAL OUTPUT SS VERSACLOCK SYNTHESIZER]
分类和应用: 时钟光电二极管输出元件外围集成电路晶体
文件页数/大小: 10 页 / 115 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号252PMLF的Datasheet PDF文件第2页浏览型号252PMLF的Datasheet PDF文件第3页浏览型号252PMLF的Datasheet PDF文件第4页浏览型号252PMLF的Datasheet PDF文件第5页浏览型号252PMLF的Datasheet PDF文件第6页浏览型号252PMLF的Datasheet PDF文件第7页浏览型号252PMLF的Datasheet PDF文件第8页浏览型号252PMLF的Datasheet PDF文件第9页  
DATASHEET  
FIELD PROGRAMMABLE DUAL OUTPUT SS VERSACLOCK SYNTHESIZER  
ICS252  
Description  
Features  
The ICS252 is a low cost, dual-output, field programmable  
clock synthesizer. The ICS252 can generate two output  
frequencies from 314 kHz to 200 MHz using up to two  
independently configurable PLLs. The outputs may employ  
Spread Spectrum techniques to reduce system  
electro-magnetic interference (EMI).  
8-pin SOIC package – Pb-free, RoHS compliant  
Two addressable registers  
Input crystal frequency of 5 to 27 MHz  
Clock input frequency of 3 to 150 MHz  
Output clock frequencies up to 200 MHz  
Configurable Spread Spectrum Modulation  
Using IDT’s VersaClock software to configure the PLL and  
output, the ICS252 contains a One-Time Programmable  
(OTP) ROM to allow field programmability. Programming  
features include 2 selectable configuration registers.  
Operating voltage of 3.3 V  
Replaces multiple crystals and oscillators  
Controllable output drive levels  
The device employs Phase-Locked Loop (PLL) techniques  
to run from a standard fundamental mode, inexpensive  
crystal, or clock. It can replace multiple crystals and  
oscillators, saving board space and cost.  
Advanced, low-power CMOS process  
The device also has a power-down feature that tri-states the  
clock outputs and turns off the PLLs when the PDTS pin is  
taken low.  
The ICS252 is also available in factory programmed custom  
versions for high-volume applications.  
Block Diagram  
VDD  
OTP  
SEL  
PLL1  
PLL2  
Divide  
Logic  
and  
Output  
Enable  
Control  
ROM  
with  
CLK1  
CLK2  
PLL  
Values  
X1  
Crystal  
Oscillator  
Crystal  
X2  
GND  
External capacitors  
are required.  
PDTS  
IDT® FIELD PROGRAMMABLE DUAL OUTPUT SS VERSACLOCK SYNTHESIZER 1  
ICS252  
REV K 030212