欢迎访问ic37.com |
会员登录 免费注册
发布采购

IBM25CPC710CF3A100 参数 Datasheet PDF下载

IBM25CPC710CF3A100图片预览
型号: IBM25CPC710CF3A100
PDF下载: 下载PDF文件 查看货源
内容描述: [PCI Bus Controller, CMOS, PBGA728, 35 MM, PLASTIC, FLIP CHIP, BGA-728]
分类和应用: PC外围集成电路
文件页数/大小: 54 页 / 430 K
品牌: IBM [ IBM ]
 浏览型号IBM25CPC710CF3A100的Datasheet PDF文件第2页浏览型号IBM25CPC710CF3A100的Datasheet PDF文件第3页浏览型号IBM25CPC710CF3A100的Datasheet PDF文件第4页浏览型号IBM25CPC710CF3A100的Datasheet PDF文件第5页浏览型号IBM25CPC710CF3A100的Datasheet PDF文件第6页浏览型号IBM25CPC710CF3A100的Datasheet PDF文件第7页浏览型号IBM25CPC710CF3A100的Datasheet PDF文件第8页浏览型号IBM25CPC710CF3A100的Datasheet PDF文件第9页  
Preliminary  
CPC710 PCI Bridge and Memory Controller Data Sheet  
Features  
• IBM CPC710 PowerPCto PCI bridge  
- Two-way interleaved operation with ECC  
using external multiplexer  
- 2.5V PPC60x processor bus running at up  
to 133MHz  
- Up to 3.5GB addressing space using 16-,  
64-,128-, 256-, 512- or 1024-MB DIMMs  
- Dual 32- and 64-bit PCI interfaces  
- 100- and 133-MHz SDRAM interface  
- Internal DMA controller  
• PPC60x Bus interface  
- Up to 133MHz bus  
- One to four processors  
- 2-MB Flash boot ROM support  
- 256-MB Extended Flash support  
- JTAG for board level testing  
- Up to 6 outstanding transaction requests  
- Little Endian mode available  
• System I/O interface  
- 2-MB Flash Boot ROM  
- 256-MB Extended Flash  
• PCI interfaces  
- Two independent bridges with parking  
- PCI Revision 2.1 compliant  
- 3.3V signal interface  
• DMA controller  
- Single channel  
• Synchronous DRAM (SDRAM) interface  
operating at 100 or 133MHz  
- System memory-to-PCI transfers only  
- Store-gather for enhanced performance  
- Support for PC100 and PC133 SDRAM and  
Registered DIMMs  
Description  
The CPC710 IBM PCI Bridge and Memory  
Controller is a highly integrated host bridge device  
that interfaces PowerPC 60x buses to SDRAM-  
based system memory and also provides two PCI  
interfaces. It supports up to four processors with  
pipelining for up to six outstanding transaction  
requests.  
supports a standard 32-bit, 33MHz PCI bus, while  
the other supports 64 bits at up to 66MHz for  
graphics and high speed communications.  
An internal DMA controller allows high speed data  
transfer between Memory and I/O. Store-gathering  
enhances the CPU-to-I/O performance.  
The memory controller supports SDRAM, allowing  
the memory to burst data on most bus cycles at  
100MHz or 133MHz.  
Technology: IBM CMOS SA-12E, 0.25 µm  
Package: 35mm, 728-ball flip chip-plastic ball grid  
array (FC-PBGA)  
For system designs requiring high I/O bandwidth,  
there are two PCI host bus bridges. One bridge  
Power (estimated): Typical 2.1W, Maximum 2.6W  
While the information contained herein is believed to be accurate, such information is preliminary, and should not be  
relied upon for accuracy or completeness, and no representations or warranties of accuracy or completeness are made.  
1