欢迎访问ic37.com |
会员登录 免费注册
发布采购

IBM11E1475B-6RJ 参数 Datasheet PDF下载

IBM11E1475B-6RJ图片预览
型号: IBM11E1475B-6RJ
PDF下载: 下载PDF文件 查看货源
内容描述: [EDO DRAM Module, 1MX32, 60ns, CMOS, SIMM-72]
分类和应用: 动态存储器内存集成电路
文件页数/大小: 22 页 / 230 K
品牌: IBM [ IBM ]
 浏览型号IBM11E1475B-6RJ的Datasheet PDF文件第2页浏览型号IBM11E1475B-6RJ的Datasheet PDF文件第3页浏览型号IBM11E1475B-6RJ的Datasheet PDF文件第4页浏览型号IBM11E1475B-6RJ的Datasheet PDF文件第5页浏览型号IBM11E1475B-6RJ的Datasheet PDF文件第6页浏览型号IBM11E1475B-6RJ的Datasheet PDF文件第7页浏览型号IBM11E1475B-6RJ的Datasheet PDF文件第8页浏览型号IBM11E1475B-6RJ的Datasheet PDF文件第9页  
I1B0M/1101,D51.04V7,5SBn1/PMb,xA3u2M10M/1D0S,457.0DVS,US-n0/2P1b0,4A4u6M22M.DIBSM471D1ES1U4-7052B10424M62x23.2I1B0M/1101,E52.04V75, BS2nM/Pbx,3A2u1M0/M10D,S54.07VD,SSUn-/0P2b1,0A4u4M62M2D. S47DSU-021044622. IBM11D2475B1M x 32  
IBM11D1475B IBM11D2475B  
IBM11E1475B IBM11E2475B  
1M/2M x 32 Desktop ECC-on-SIMM  
Features  
• 72-Pin JEDEC Standard Single-In-Line  
Memory Module  
• Performance:  
• High Performance CMOS process  
• Single 5V, ± 0.25V Power Supply  
• All inputs & outputs are fully TTL & CMOS  
compatible  
• Extended Data Out (EDO) access cycle  
• Refresh Modes: RAS-Only, CBR and Hidden  
Refresh  
• 1024 refresh cycles distributed across 16ms  
• 10/10 Addressing (Row/Column)  
• Optimized for use in byte-write non-parity appli-  
cations  
• Sn/Pb tab and gold tab versions  
• DRAMS in SOJ package.  
-6R  
tRAC  
tCAC  
tAA  
RAS Access Time  
CAS Access Time  
60ns  
18ns  
Access Time From Address 30ns  
tRC  
Cycle Time  
104ns  
25ns  
tHPC  
EDO Mode Cycle Time  
• Provides ECC and retrofits to standard x32  
socket  
Description  
The IBM11D1475B/IBM11D2475B are 4MB/8MB  
industry standard 72-pin 4-byte single in-line mem-  
ory modules (SIMMs) that have a fully functional,  
retrofittable and plug-compatible on-board error-cor-  
recting code (ECC). The ECC function is completely  
self-contained and transparent to the system. The  
module is manufactured using EDO DRAMs. The  
use of EDO DRAMs allows for a reduction in Page  
Mode Cycle Time from 40ns (Fast Page) to 25ns  
(EDO, 6Rns sort). The modules are organized as  
2Mx32 high speed memory arrays, configured as  
two 1Mx32 banks -each independently selectable  
via unique RAS inputs. The 8MB assembly is manu-  
factured with 24 1Mx4 devices, each in a 300mil  
SOJ package, and is compatible with the JEDEC  
72-Pin SIMM standard.  
The IBM11D1475B is a 4MB version, manufactured  
with 12 1Mx4 devices each in a 300mil SOJ pack-  
age.  
The ECC-on-SIMM modules correct single-bit errors  
that may occur in any byte of SIMM data with no  
performance loss.  
Card Outline  
1M x 32  
36 37  
72  
1
2M x 32  
36 37  
72  
1
©IBM Corporation. All rights reserved.  
Use is further subject to the provisions at the end of this document.  
75H3507  
SA14-4343-00  
Released 6/96  
Page 1 of 22