欢迎访问ic37.com |
会员登录 免费注册
发布采购

IBM0436A4ACLAA-4P 参数 Datasheet PDF下载

IBM0436A4ACLAA-4P图片预览
型号: IBM0436A4ACLAA-4P
PDF下载: 下载PDF文件 查看货源
内容描述: [Standard SRAM, 128KX36, 4.2ns, CMOS, PBGA119, BGA-119]
分类和应用: 静态存储器
文件页数/大小: 26 页 / 357 K
品牌: IBM [ IBM ]
 浏览型号IBM0436A4ACLAA-4P的Datasheet PDF文件第2页浏览型号IBM0436A4ACLAA-4P的Datasheet PDF文件第3页浏览型号IBM0436A4ACLAA-4P的Datasheet PDF文件第4页浏览型号IBM0436A4ACLAA-4P的Datasheet PDF文件第5页浏览型号IBM0436A4ACLAA-4P的Datasheet PDF文件第6页浏览型号IBM0436A4ACLAA-4P的Datasheet PDF文件第7页浏览型号IBM0436A4ACLAA-4P的Datasheet PDF文件第8页浏览型号IBM0436A4ACLAA-4P的Datasheet PDF文件第9页  
.
IBM0418A4ACLAA IBM0418A8ACLAA  
IBM0436A8ACLAA IBM0436A4ACLAA  
8Mb (256Kx36 & 512Kx18) and 4Mb (128Kx36 & 256Kx18) SRAM  
Features  
• 8Mb: 256K x 36 or 512K x 18 organizations  
4Mb: 128K x 36 or 256K x 18 organizations  
• Latched Outputs  
• Common I/O  
• 0.25 Micron CMOS technology  
• Asynchronous Output Enable and Power Down  
Inputs  
• Synchronous Register-Latch Mode of Operation  
with Self-Timed Late Write  
• Boundary Scan using limited set of JTAG  
1149.1 functions  
• Single Differential HSTL Clock  
• +3.3V Power Supply, Ground, 2.0 Volt max  
• Byte Write Capability & Global Write Enable  
V
and 0.85 Volt V  
DDQ,  
REF  
• 7 x 17 Bump Ball Grid Array Package with  
SRAM JEDEC Standard Pinout and Boundary  
SCAN Order  
• HSTL Input and Output levels  
• Registered Addresses, Write Enables, Synchro-  
nous Select, and Data Ins  
• Programmable Impedance Output Drivers  
Description  
The 4Mb and 8Mb SRAMS—IBM0436A4ACLAA,  
IBM0436A8ACLAA, IBM0418A4ACLAA, and  
ing edge of the K clock, all Addresses, Write-  
Enables, Sync Select, and Data Ins are registered  
internally. Data Outs are updated from output regis-  
ters off the falling edge of the K clock. An internal  
Write buffer allows write data to follow one cycle  
after addresses and controls. The device is oper-  
ated with a single +3.3V power supply and is com-  
patible with HSTL I/O interfaces.  
IBM0418A8ACLAA—are Synchronous Register-  
Latch Mode, high-performance CMOS Static Ran-  
dom Access Memories that are versatile, have wide  
I/O, and can achieve 4.2 ns cycle times. Differential  
K clocks are used to initiate the read/write operation  
and all internal operations are self-timed. At the ris-  
trlh3320.04  
01/01  
©IBM Corporation. All rights reserved.  
Use is further subject to the provisions at the end of this document.  
Page 1 of 26