欢迎访问ic37.com |
会员登录 免费注册
发布采购

MP3274K-DIE 参数 Datasheet PDF下载

MP3274K-DIE图片预览
型号: MP3274K-DIE
PDF下载: 下载PDF文件 查看货源
内容描述: [ADC, Successive Approximation, 12-Bit, 1 Func, 32 Channel, Parallel, Word Access, CMOS, 0.212 X 0.232 INCH, DIE-68]
分类和应用:
文件页数/大小: 16 页 / 173 K
品牌: EXAR [ EXAR CORPORATION ]
 浏览型号MP3274K-DIE的Datasheet PDF文件第1页浏览型号MP3274K-DIE的Datasheet PDF文件第2页浏览型号MP3274K-DIE的Datasheet PDF文件第3页浏览型号MP3274K-DIE的Datasheet PDF文件第4页浏览型号MP3274K-DIE的Datasheet PDF文件第6页浏览型号MP3274K-DIE的Datasheet PDF文件第7页浏览型号MP3274K-DIE的Datasheet PDF文件第8页浏览型号MP3274K-DIE的Datasheet PDF文件第9页  
MP3274  
ELECTRICAL CHARACTERISTICS TABLE (CONT’D)  
25°C  
Tmin to Tmax  
Description  
Symbol  
Min  
Typ  
Max  
Min  
Max  
Units  
Conditions  
C =15 pF  
OUT  
DIGITAL OUTPUTS  
(Data Format 2’s Complement)  
DB0/SDC–DB11/SDO, STS, STL  
Logical “1” Voltage  
Logical “0” Voltage  
Tristate Leakage  
V
V
I
4.0  
–5  
2.4  
V
V
µA  
I
= 0.5 mA  
SOURCE  
OH  
0.4  
5
0.4  
5
I = 1.6 mA  
SINK  
OL  
–5  
V
=GND to V  
OUT DD  
OZ  
POWER SUPPLIES  
Operating Range  
V
DD  
V
CC  
V
EE  
+4.5  
+11.4  
–4.75  
+5.5  
+16.5  
–16.5  
+4.5  
+11.4  
–4.75  
+5.5  
+16.5  
–16.5  
V
V
V
Tested at –11.4 and –16.5 only  
Operating Current  
I
I
I
2
5
1.5  
110  
7
8
3
7
8
3
mA  
mA  
mA  
DD  
CC  
EE  
Power Dissipation  
200  
200 mW  
NOTES  
1
Tester measures code transitions by dithering the voltage of the analog input (V ). The difference between the measured and the  
IN  
ideal code width is the DNL error. The INL error is the maximum distance (in LSBs) from the best fit line to any transition voltage  
Guaranteed. Not tested.  
Specified values guarantee functionality. Refer to other parameters for accuracy.  
Input bandwidth is a measure of performance of the A/D input stage (S/H + amplifier). Refer to other parameters for accuracy  
within the specified bandwidth.  
2
3
4
5
6
All channel input pins and ground reference pin have protection which becomes active above 60 V.  
All digital inputs have diodes to V and AGND. Input DC currents will not exceed specified limits for any input voltage between GND  
DD  
and V  
.
DD  
Specificationsare subject to change without notice  
ABSOLUTE MAXIMUM RATINGS (TA = +25°C unless otherwise noted)1, 2  
VCC to DGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 to +16.5 V  
REF OUT . . . . . . . . . . . . . . . . . . . Indefinite short to DGND,  
Momentary short to VCC  
Maximum Junction Temperature . . . . . . . . . . . . . . . . . 150°C  
Package Power Dissipation Rating to 75°C  
V
V
EE to DGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 to –16.5 V  
DD to DGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 to +7 V  
AGND to DGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±1 V  
Digital Inputs/Outputs  
to DGND . . . . . . . . . . . . . . . . . . . . . –0.5 V to VLOGIC +0.5 V  
PGA, PLCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1800 mW  
Derates above 75°C . . . . . . . . . . . . . . . . . . . . . 25 mW/°C  
Lead Temperature, Soldering . . . . . . . . . . . . 300°C, 10 Sec  
Storage Temperature (Ceramic) . . . . . . . . –65°C to +150°C  
Analog Inputs (AIN0 – AIN31, GND REF)  
to AGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±60 V  
NOTES:  
1
Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a  
stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating  
conditions for extended periods may affect device reliability.  
2
Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps  
(HP5082-2835) from input pin to the supplies. All logic inputs have protection diodes which will protect the device from  
short transients outside the supplies of less than 100mA for less than 100µs.  
Rev. 4.00  
5