欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM6AA160TSA-5G 参数 Datasheet PDF下载

EM6AA160TSA-5G图片预览
型号: EM6AA160TSA-5G
PDF下载: 下载PDF文件 查看货源
内容描述: 16M ×16位DDR同步DRAM ( SDRAM ) [16M x 16 bit DDR Synchronous DRAM (SDRAM)]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 54 页 / 431 K
品牌: ETRON [ ETRON TECHNOLOGY, INC. ]
 浏览型号EM6AA160TSA-5G的Datasheet PDF文件第2页浏览型号EM6AA160TSA-5G的Datasheet PDF文件第3页浏览型号EM6AA160TSA-5G的Datasheet PDF文件第4页浏览型号EM6AA160TSA-5G的Datasheet PDF文件第5页浏览型号EM6AA160TSA-5G的Datasheet PDF文件第7页浏览型号EM6AA160TSA-5G的Datasheet PDF文件第8页浏览型号EM6AA160TSA-5G的Datasheet PDF文件第9页浏览型号EM6AA160TSA-5G的Datasheet PDF文件第10页  
EtronTech  
EM6AA160TSA  
Mode Register Set (MRS)  
The Mode Register stores the data for controlling various operating modes of a DDR SDRAM. It programs  
Latency, Burst Type, and Burst Length to make the DDR SDRAM useful for a variety of applications. The  
CAS  
default value of the Mode Register is not defined; therefore the Mode Register must be written by the user.  
Values stored in the register will be retained until the register is reprogrammed. The Mode Register is written by  
asserting Low on  
,
,
,
, BA1 and BA0 (the device should have all banks idle with no bursts in  
CS RAS CAS WE  
progress prior to writing into the mode register, and CKE should be High). The state of address pins A0~A12  
and BA0, BA1 in the same cycle in which and are asserted Low is written into the Mode  
,
,
CS RAS CAS  
WE  
Register. A minimum of two clock cycles, tMRD, are required to complete the write operation in the Mode  
Register. The Mode Register is divided into various fields depending on functionality. The Burst Length uses  
A0~A2, Burst Type uses A3, and  
Latency (read latency from column address) uses A4~A6. A logic 0  
CAS  
should be programmed to all the undefined addresses to ensure future compatibility. Reserved states should  
not be used to avoid unknown device operation or incompatibility with future versions. Refer to the table for  
specific codes for various burst lengths, burst types and  
latencies.  
CAS  
A5  
Table 4. Mode Register Bitmap  
BA1 BA0 A12 A11 A10 A9  
A8  
A7  
A6  
A4  
A3  
A2  
A1  
A0 Address Field  
0
0
RFU must be set to “0”  
T.M.  
CAS Latency  
BT  
Burst Length  
Mode Register  
A8 A7 Test Mode  
A6 A5 A4 CAS Latency A3 Burst Type A2 A1 A0 Burst Length  
0
1
X
0 Normal mode  
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
Reserved  
Reserved  
Reserved  
3
0
1
Sequential  
Interleave  
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
Reserved  
2
0
1
DLL Reset  
Test mode  
4
8
BA0 Mode  
Reserved  
Reserved  
2.5  
Reserved  
Reserved  
Reserved  
Reserved  
0
1
MRS  
EMRS  
Reserved  
Burst Length Field (A2~A0)  
This field specifies the data length of column access using the A2~A0 pins and selects the Burst Length to be  
2, 4, 8.  
Table 5. Burst Length  
A2  
0
A1  
0
A0  
0
Burst Length  
Reserved  
2
0
0
1
0
1
0
4
0
1
1
8
1
0
0
Reserved  
Reserved  
Reserved  
Reserved  
1
0
1
1
1
0
1
1
1
Etron Confidential  
6
Rev. 1.2  
May 2009