欢迎访问ic37.com |
会员登录 免费注册
发布采购

M12L64164A-5TIG 参数 Datasheet PDF下载

M12L64164A-5TIG图片预览
型号: M12L64164A-5TIG
PDF下载: 下载PDF文件 查看货源
内容描述: 1M ×16位×4银行同步DRAM [1M x 16 Bit x 4 Banks Synchronous DRAM]
分类和应用: 动态存储器
文件页数/大小: 45 页 / 821 K
品牌: ESMT [ ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC. ]
 浏览型号M12L64164A-5TIG的Datasheet PDF文件第3页浏览型号M12L64164A-5TIG的Datasheet PDF文件第4页浏览型号M12L64164A-5TIG的Datasheet PDF文件第5页浏览型号M12L64164A-5TIG的Datasheet PDF文件第6页浏览型号M12L64164A-5TIG的Datasheet PDF文件第8页浏览型号M12L64164A-5TIG的Datasheet PDF文件第9页浏览型号M12L64164A-5TIG的Datasheet PDF文件第10页浏览型号M12L64164A-5TIG的Datasheet PDF文件第11页  
ESMT  
M12L64164A  
Operation Temperature Condition -40°C~85°C  
AC CHARACTERISTICS (AC operating condition unless otherwise noted)  
-5  
-6  
-7  
PARAMATER  
CAS latency = 3  
SYMBOL  
UNIT NOTE  
MIN  
5
MAX  
MIN  
6
MAX  
MIN  
7
MAX  
CLK cycle time  
tCC  
1000  
1000  
1000  
ns  
ns  
ns  
1
1,2  
2
CAS latency = 2  
CAS latency = 3  
CAS latency = 2  
CAS latency = 3  
CAS latency = 2  
10  
10  
10  
4.5  
6
5.5  
6
6
6
CLK to valid  
output delay  
tSAC  
2.0  
2.0  
2.5  
2.5  
1.5  
1
2.5  
2.5  
2.5  
2.5  
1.5  
1
2.5  
2.5  
2.5  
2.5  
1.5  
1
Output data  
hold time  
tOH  
CLK high pulsh width  
CLK low pulsh width  
Input setup time  
tCH  
tCL  
ns  
ns  
ns  
ns  
ns  
3
3
3
3
2
tSS  
tSH  
tSLZ  
Input hold time  
CLK to output in Low-Z  
0
0
0
CAS latency = 3  
CAS latency = 2  
4.5  
6
5.5  
6
6
6
CLK to output  
in Hi-Z  
tSHZ  
ns  
-
Note : 1. Parameters depend on programmed CAS latency.  
2. If clock rising time is longer than 1ns. (tr/2 - 0.5) ns should be considered.  
3. Assumed input rise and fall time (tr & tf) =1ns.  
If tr & tf is longer than 1ns. transient time compensation should be considered.  
i.e., [(tr + tf)/2 – 1] ns should be added to the parameter.  
Elite Semiconductor Memory Technology Inc.  
Publication Date: Dec. 2007  
Revision: 1.2 7/45