EM488M1644VTB
____________________________________________
Pin Descriptions (Simplified)
Pin
Name
Pin Function
CLK
/CS
System Clock
Chip select
Clock Enable
Master Clock Input(Active on the Positive rising edge)
Selects chip when active
CKE
Activates the CLK when “H” and deactivates when “L”.
CKE should be enabled at least one cycle prior to new
command. Disable input buffers for power down in standby.
Row address (A0 to A11) is determined by A0 to A11 level at the
bank active command cycle CLK rising edge.
A0 ~ A11
Address
CA (CA0 to CA8) is determined by A0 to A8 level at the read or
write command cycle CLK rising edge.
And this column address becomes burst access start address.
A10 defines the pre-charge mode. When A10= High at the pre-
charge command cycle, all banks are pre-charged.
But when A10= Low at the pre-charge command cycle, only the
bank that is selected by BA0/BA1 is pre-charged.
Selects which bank is to be active.
BA0, BA1
/RAS
Bank Address
Row address strobe
Latches Row Addresses on the positive rising edge of the CLK
with /RAS “L”. Enables row access & pre-charge.
/CAS
/WE
Column address strobe Latches Column Addresses on the positive rising edge of the CLK
with /CAS low. Enables column access.
Write Enable
Latches Column Addresses on the positive rising edge of the
CLK with /CAS low. Enables column access.
UDQM / LDQM Data input/output Mask DQM controls I/O buffers.
DQ0 ~ 15
Data input/output
DQ pins have the same function as I/O pins on a conventional
DRAM.
VDD / VSS
VDDQ / VSSQ
NC
Power supply / Ground VDD and VSS are power supply pins for internal circuits.
Power supply / Ground VDDQ and VSSQ are power supply pins for the output buffers.
No connection
This pin is recommended to be left No Connection on the device.
8
EOREX [ EOREX CORPORATION ]
