欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP5352Q 参数 Datasheet PDF下载

EP5352Q图片预览
型号: EP5352Q
PDF下载: 下载PDF文件 查看货源
内容描述: 600分之500 / 800毫安同步降压稳压器集成电感器 [500/600/800mA Synchronous Buck Regulators With Integrated Inductor]
分类和应用: 稳压器电感器
文件页数/大小: 16 页 / 334 K
品牌: ENPIRION [ ENPIRION, INC. ]
 浏览型号EP5352Q的Datasheet PDF文件第1页浏览型号EP5352Q的Datasheet PDF文件第2页浏览型号EP5352Q的Datasheet PDF文件第3页浏览型号EP5352Q的Datasheet PDF文件第5页浏览型号EP5352Q的Datasheet PDF文件第6页浏览型号EP5352Q的Datasheet PDF文件第7页浏览型号EP5352Q的Datasheet PDF文件第8页浏览型号EP5352Q的Datasheet PDF文件第9页  
EP5382Q/EP5362Q/EP5352Q  
Pin Description  
1
VFB  
VFB  
VIN  
16  
16  
15  
14  
1
2
VIN  
VIN  
Thermal  
Pad  
VIN  
2
3
4
15 VSENSE  
VSENSE  
14  
3
4
5
6
GND  
GND  
VOUT  
VOUT  
NC  
GND  
GND  
VOUT  
VOUT  
NC  
NC  
NC  
NC  
13  
NC  
13  
12  
5
12  
NC  
6
11 NC  
11  
Figure 3. Pin description, bottom view.  
Figure 2. Pin description, top view.  
VIN (Pin 1,2): Input voltage pin. Supplies power  
VFB (Pin 16): Feed back pin for external divider  
to the IC. VIN can range from 2.4V to 5.5V.  
option. When using the external divider option  
(VS0=VS1=VS2= high) connect this pin to the  
center of the external divider. Set the divider  
such that VFB = 0.603V.  
Input GND: (Pin 3): Input power ground.  
Connect this pin to the ground terminal of the  
input capacitor.  
Refer to  
Layout  
Recommendations for further details.  
VS0,VS1,VS2 (Pin 17,18,19): Output voltage  
select. VS0=pin19, VS1=pin18, VS2=pin17.  
Selects one of seven preset output voltages or  
choose external divider by connecting pins to  
logic high or low. Logic low is defined as VLOW  
0.4V. Logic high is defined as VHIGH 1.4V.  
Any level between these two values is  
indeterminate. (refer to section on output  
voltage select for more detail).  
Output GND: (Pin 4): Power ground. The  
output filter capacitor should be connected to  
this pin. Refer to Layout recommendations for  
further detail.  
VOUT (Pin 5,6,7): Regulated output voltage.  
NC (Pin 8,9,10,11,12,13,14): These pins  
should not be electrically connected to each  
other or to any external signal, voltage, or  
ground. One or more of these pins may be  
connected internally.  
ENABLE (Pin 20): Output enable. Enable =  
logic high, disable = logic low. Logic low is  
defined as VLOW 0.2V. Logic high is defined  
as VHIGH 1.4V. Any level between these two  
values is indeterminate.  
VSENSE (Pin 15): Sense pin for output voltage  
regulation.  
Connect VSENSE to the output  
Thermal Pad. Thermal pad to remove heat  
from package. Connect to surface ground pad  
and PCB internal ground plane.  
voltage rail as close to the terminal of the  
output filter capacitor as possible.  
©Enpirion 2009 all rights reserved, E&OE  
4
www.enpirion.com  
03132  
4/28/2009  
Rev:B