Contents
Contents
1
2
3
4
5
General Description.................................................................................................. 1
Features .....................................................................................................................1
Pin Assignment ......................................................................................................... 2
Functional Block Diagram........................................................................................ 3
Pin Description.......................................................................................................... 4
5.1 EM78P350.......................................................................................................... 4
5.2 EM78P351.......................................................................................................... 5
Function Description ................................................................................................ 6
6
6.1 Operational Registers......................................................................................... 6
6.1.1 R0 (Indirect Address Register)...........................................................................6
6.1.2 R1 (Time Clock/Counter).....................................................................................6
6.1.3 R2 (Program Counter) and Stack........................................................................6
6.1.3.1 Data Memory Configuration..................................................................8
6.1.4 R3 (Status Register)............................................................................................9
6.1.5 R4 (RAM Select Register)...................................................................................9
6.1.6 R5 ~ R8 (Port 5 ~ Port 8) ..................................................................................10
6.1.7 R9 (TMR4: Timer 4 Register)............................................................................10
6.1.8 RA (SPIRB: SPI Read Buffer) ...........................................................................10
6.1.9 RB (SPIWB: SPI Write Buffer)...........................................................................10
6.1.10 RC (SPIS: SPI Status Register) ........................................................................10
6.1.11 RD (SPIC: SPI Control Register) ......................................................................11
6.1.12 RE (WUCR: Wake-up Control Register) ...........................................................12
6.1.13 RF (Interrupt Status Register) ...........................................................................13
6.1.14 R10 ~ R3F.........................................................................................................14
6.1.15 Bank 1 R5 (PWM Control Register #1) .............................................................14
6.1.16 Bank 1 R6 (PWM Control Register 2) ...............................................................15
6.1.17 Bank 1 R7 (PWM Timer/Counter Control Register) ..........................................16
6.1.18 Bank 1 R8 (PRD1H: Most Significant Byte of PWM1 Time Period) ..................16
6.1.19 Bank 1 R9 (PRD2H: Most Significant Byte of PWM2 Time Period) ..................16
6.1.20 Bank 1 RA (PRD3H: Most Significant Byte of PWM3 Time Period)..................16
6.1.21 Bank 1 RB (PRDL: Least Significant Bits of PWM Period Cycle).....................17
6.1.22 Bank 1 RC (DT1H: Most Significant Byte of PWM1 Duty Cycle)......................17
6.1.23 Bank 1 RD (DT2H: Most Significant Byte of PWM2 Duty Cycle)......................17
6.1.24 Bank 1 RE (DT3H: Most Significant Byte of PWM3 Duty Cycle)......................17
6.1.25 Bank 1 RF (DTL: Least Significant Bits of PWM Duty Cycle) ...........................17
6.1.26 Bank 2 R6 (BOCON: Buzzer Output Control Register).....................................18
6.1.27 Bank 2 R7 (System Control Register)...............................................................19
6.1.28 Bank 2 R8 (AISR: ADC Input Select Register)..................................................20
6.1.29 Bank 2 R9 (ADCON: ADC Control Register) ....................................................21
6.1.30 Bank 2 RA (ADOC: ADC Offset Calibration Register).......................................22
6.1.31 Bank 2 RB (ADDATA: Converted Value of ADC)................................................23
Product Specification (V1.0) 09.14.2006
•iii