欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM78871AQ 参数 Datasheet PDF下载

EM78871AQ图片预览
型号: EM78871AQ
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器 [8-BIT MICRO-CONTROLLER]
分类和应用: 微控制器
文件页数/大小: 59 页 / 433 K
品牌: ELAN [ ELAN MICROELECTRONICS CORP ]
 浏览型号EM78871AQ的Datasheet PDF文件第5页浏览型号EM78871AQ的Datasheet PDF文件第6页浏览型号EM78871AQ的Datasheet PDF文件第7页浏览型号EM78871AQ的Datasheet PDF文件第8页浏览型号EM78871AQ的Datasheet PDF文件第10页浏览型号EM78871AQ的Datasheet PDF文件第11页浏览型号EM78871AQ的Datasheet PDF文件第12页浏览型号EM78871AQ的Datasheet PDF文件第13页  
EM78871  
8-bit Micro-controller  
VI.Pin Descriptions  
PIN  
I/O  
DESCRIPTION  
POWER  
VDD  
POWER  
Digital power  
AVDD  
Analog power  
They connect together when package as 128 pin QFP.  
Digital ground  
GND  
POWER  
AVSS  
Analog ground  
They connect together when package as 128 pin QFP.  
CLOCK  
XIN  
XOUT  
PLLC  
I
O
I
Input pin for 32.768 kHz oscillator  
Output pin for 32.768 kHz oscillator  
Phase loop lock capacitor, connect a capacitor 0.01u to 0.047u  
with GND  
LCD  
COM0..COM15  
SEG0..SEG7  
SEG8...SEG47  
SEG48..SEG55  
SEG56..SEG63  
SEG64..SEG71  
SEG72..SEG79  
VC1..VC5  
O
Common driver pins of LCD drivers  
O(COM16..COM23) Segment driver pins of LCD drivers  
O
SEG0 to SEG7 are shared with COM16 to COM23  
SEG48 to SEG79 are shared with IO PORT.  
O (I/O : PORTB)  
O (I/O : PORTC)  
O (I/O : PORT8)  
O (I/O : PORT9)  
I
Reference voltage input. Each one connect a capacitor (0.1u) with  
GND.  
FSK , TONE ,  
KTONE  
TIP  
I
I
Should be connected with TIP side of twisted pair lines for FSK.  
Should be connected with RING side of twisted pair lines for  
FSK.  
RING  
TONE  
KTONE  
CW  
O
Dual tone output pin  
Key tone output. Shared with PORT67.  
O (PORT67)  
CWGS  
CWIN  
DTMF  
receiver  
EST  
O
I
Gain adjustment of single-ended input OP Amp  
Single-ended input OP Amp for call waiting decoder  
O
Early steering output. Presents a logic high immediately when the  
digital algorithm detects  
a recognizable tone-pair (signal  
condition). Any momentary loss of signal condition will cause  
EST to return to a logic low. This pin shared with PORT56.  
Steering input/guard time output (bi-directional). A voltage  
greater than Vtst detected at ST causes the device to register the  
detected tone-pair and update the output latch.  
STGT  
I/O  
A voltage less than Vtst frees the device to accept a new tone-pair.  
The GT output acts to reset the external steering time-constant; its  
state is a function of EST and the voltage on ST . This pin shared  
with PORT55.  
SERIAL IO  
SCK  
IO (PORT60)  
O (PORT61)  
Master: output pin, Slave: input pin. This pin shared with  
PORT60.  
Output pin for serial data transferring. This pin shared with  
PORT61.  
SDO  
SDI  
I
(PORT62)  
Input pin for receiving data. This pin shared with PORT62.  
Comparator  
__________________________________________________________________________________________________________________________________________________________________  
* This specification is subject to be changed without notice.  
9
8/23/04 (V1.5)