欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM39LV040-55FHC 参数 Datasheet PDF下载

EM39LV040-55FHC图片预览
型号: EM39LV040-55FHC
PDF下载: 下载PDF文件 查看货源
内容描述: 4M ( 512Kx8 )位闪存 [4M (512Kx8) Bits Flash Memory]
分类和应用: 闪存
文件页数/大小: 21 页 / 381 K
品牌: ELAN [ ELAN MICROELECTRONICS CORP ]
 浏览型号EM39LV040-55FHC的Datasheet PDF文件第1页浏览型号EM39LV040-55FHC的Datasheet PDF文件第2页浏览型号EM39LV040-55FHC的Datasheet PDF文件第3页浏览型号EM39LV040-55FHC的Datasheet PDF文件第5页浏览型号EM39LV040-55FHC的Datasheet PDF文件第6页浏览型号EM39LV040-55FHC的Datasheet PDF文件第7页浏览型号EM39LV040-55FHC的Datasheet PDF文件第8页浏览型号EM39LV040-55FHC的Datasheet PDF文件第9页  
EM39LV040  
4M (512Kx8) Bits Flash Memory  
SPECIFICATION  
Device Operation  
The EM39LV040 uses Commands to initiate the memory operation functions. The  
Commands are written to the device by asserting WE# Low while keeping CE# Low. The  
address bus is latched on the falling edge of WE# or CE#, whichever occurs last. The data  
bus is latched on the rising edge of WE# or CE#, whichever occurs first.  
Read  
The Read operation of the EM39LV040 is controlled by CE# and OE#. Both have to be Low  
for the system to obtain data from the outputs. CE# is used for device selection. When CE#  
is high, the chip is deselected and only standby power is consumed. OE# is the output  
control and is used to gate data from the output pins. The data bus is in high impedance state  
when either CE# or OE# is high. Refer to the Read Cycle Timing Diagram in Figure 1 for  
further details.  
Byte Program  
The EM39LV040 is programmed on a byte-by-byte basis. Before programming, the sector  
where the byte is located; must be erased completely. The Program operation is  
accomplished in three steps:  
The first step is a three-byte load sequence for Software Data Protection.  
The second step is to load byte address and byte data. During the Byte Program  
operation, the addresses are latched on the falling edge of either CE# or WE#, whichever  
occurs last; and the data is latched on the rising edge of either CE# or WE#, whichever  
occurs first.  
The third step is the internal Program operation which is initiated after the rising edge of  
the fourth WE# or CE#, whichever occurs first. The Pro gram operation, once initiated,  
will be completed within 16 µs. See Figures 2 and 3 for WE# and CE# controlled  
Program operation timing diagrams respectively and Figure 12 for the corresponding  
flowchart.  
During the Program operation, the only valid reads are Data# Polling and Toggle Bit. During  
the internal Program operation, the host is free to perform additional tasks. Any command  
issued during the internal Program operation is ignored.  
This specification is subject to change without further notice. (07.22.2004 V1.0)  
Page 4 of 21