欢迎访问ic37.com |
会员登录 免费注册
发布采购

EBJ41HE4BDFA-DJ-F 参数 Datasheet PDF下载

EBJ41HE4BDFA-DJ-F图片预览
型号: EBJ41HE4BDFA-DJ-F
PDF下载: 下载PDF文件 查看货源
内容描述: 注册4GB DDR3 SDRAM DIMM [4GB Registered DDR3 SDRAM DIMM]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 19 页 / 205 K
品牌: ELPIDA [ ELPIDA MEMORY ]
 浏览型号EBJ41HE4BDFA-DJ-F的Datasheet PDF文件第1页浏览型号EBJ41HE4BDFA-DJ-F的Datasheet PDF文件第2页浏览型号EBJ41HE4BDFA-DJ-F的Datasheet PDF文件第3页浏览型号EBJ41HE4BDFA-DJ-F的Datasheet PDF文件第4页浏览型号EBJ41HE4BDFA-DJ-F的Datasheet PDF文件第6页浏览型号EBJ41HE4BDFA-DJ-F的Datasheet PDF文件第7页浏览型号EBJ41HE4BDFA-DJ-F的Datasheet PDF文件第8页浏览型号EBJ41HE4BDFA-DJ-F的Datasheet PDF文件第9页  
EBJ41HE4BDFA  
Pin Description  
Pin name  
Function  
Address input  
Row address  
Column address  
A0 to A15  
A0 to A13  
A0 to A9, A11  
A10 (AP)  
A12 (/BC)  
BA0, BA1, BA2  
DQ0 to DQ63  
CB0 to CB7  
/RAS  
Auto precharge  
Burst chop  
Bank select address  
Data input/output  
Check bit (Data input/output)  
Row address strobe command  
Column address strobe command  
Write enable  
/CAS  
/WE  
/CS0, /CS1  
CKE0, CKE1  
CK0, CK1  
/CK0, /CK1  
DQS0 to DQS17, /DQS0 to /DQS17  
SCL  
Chip select  
Clock enable  
Clock input  
Differential clock input  
Input and output data strobe  
Clock input for serial PD  
Data input/output for serial PD  
Serial address input  
SDA  
SA0, SA1, SA2  
VDD  
Power for internal circuit  
Power for serial EEPROM  
Reference voltage for CA  
Reference voltage for DQ  
Ground  
VDDSPD  
VREFCA  
VREFDQ  
VSS  
VTT  
Termination Voltage  
/RESET  
Set DRAM to known state  
ODT control  
ODT0, ODT1  
Par_In  
Parity bit for the Address and Control bus  
Parity error found on the Address and Control bus  
Temperature event pin  
No connection  
/Err_Out  
/Event  
NC  
Data Sheet E1581E20 (Ver. 2.0)  
5