欢迎访问ic37.com |
会员登录 免费注册
发布采购

EBJ20UF8BCF0-DJ-F 参数 Datasheet PDF下载

EBJ20UF8BCF0-DJ-F图片预览
型号: EBJ20UF8BCF0-DJ-F
PDF下载: 下载PDF文件 查看货源
内容描述: 2GB DDR3无缓冲SDRAM DIMM [2GB Unbuffered DDR3 SDRAM DIMM]
分类和应用: 存储内存集成电路动态存储器双倍数据速率时钟
文件页数/大小: 16 页 / 272 K
品牌: ELPIDA [ ELPIDA MEMORY ]
 浏览型号EBJ20UF8BCF0-DJ-F的Datasheet PDF文件第2页浏览型号EBJ20UF8BCF0-DJ-F的Datasheet PDF文件第3页浏览型号EBJ20UF8BCF0-DJ-F的Datasheet PDF文件第4页浏览型号EBJ20UF8BCF0-DJ-F的Datasheet PDF文件第5页浏览型号EBJ20UF8BCF0-DJ-F的Datasheet PDF文件第6页浏览型号EBJ20UF8BCF0-DJ-F的Datasheet PDF文件第7页浏览型号EBJ20UF8BCF0-DJ-F的Datasheet PDF文件第8页浏览型号EBJ20UF8BCF0-DJ-F的Datasheet PDF文件第9页  
DATA SHEET
2GB Unbuffered DDR3 SDRAM DIMM
EBJ20UF8BCF0 (256M words
×
64 bits, 1 Rank)
Specifications
Density: 2GB
Organization
256M words
×
64 bits, 1 rank
Mounting 8 pieces of 2G bits DDR3 SDRAM sealed
in FBGA
Package: 240-pin socket type dual in line memory
module (DIMM)
PCB height: 30.0mm
Lead pitch: 1.0mm
Lead-free (RoHS compliant) and Halogen-free
Power supply: VDD
=
1.5V
±
0.075V
Data rate: 1600Mbps/1333Mbps (max.)
Eight internal banks for concurrent operation
(components)
Interface: SSTL_15
Burst lengths (BL): 8 and 4 with Burst Chop (BC)
/CAS Latency (CL): 6, 7, 8, 9, 10, 11
/CAS write latency (CWL): 5, 6, 7, 8
Precharge: auto precharge option for each burst
access
Refresh: auto-refresh, self-refresh
Refresh cycles
Average refresh period
7.8µs at 0°C
TC
≤ +85°C
3.9µs at
+85°C <
TC
≤ +95°C
Operating case temperature range
TC = 0°C to +95°C
Features
Double-data-rate architecture: two data transfers per
clock cycle
The high-speed data transfer is realized by the 8 bits
prefetch pipelined architecture
Bi-directional differential data strobe (DQS and /DQS)
is transmitted/received with data for capturing data at
the receiver
DQS is edge-aligned with data for READs; center-
aligned with data for WRITEs
Differential clock inputs (CK and /CK)
DLL aligns DQ and DQS transitions with CK
transitions
Commands entered on each positive CK edge; data
and data mask referenced to both edges of DQS
Data mask (DM) for write data
Posted /CAS by programmable additive latency for
better command and data bus efficiency
On-Die-Termination (ODT) for better signal quality
Synchronous ODT
Dynamic ODT
Asynchronous ODT
Multi Purpose Register (MPR) for pre-defined pattern
read out
ZQ calibration for DQ drive and ODT
Programmable Partial Array Self-Refresh (PASR)
/RESET pin for Power-up sequence and reset
function
SRT range:
Normal/extended
Programmable Output driver impedance control
Document No. E1689E21 (Ver. 2.1)
Date Published January 2011 (K) Japan
Printed in Japan
URL: http://www.elpida.com
Elpida
Memory, Inc. 2010-2011