欢迎访问ic37.com |
会员登录 免费注册
发布采购

5962-9055502LA 参数 Datasheet PDF下载

5962-9055502LA图片预览
型号: 5962-9055502LA
PDF下载: 下载PDF文件 查看货源
内容描述: [OT PLD, 25ns, PAL-Type, CMOS, CDIP24, CERAMIC, DIP-24]
分类和应用: 时钟输入元件可编程逻辑
文件页数/大小: 14 页 / 518 K
品牌: CYPRESS [ CYPRESS ]
 浏览型号5962-9055502LA的Datasheet PDF文件第3页浏览型号5962-9055502LA的Datasheet PDF文件第4页浏览型号5962-9055502LA的Datasheet PDF文件第5页浏览型号5962-9055502LA的Datasheet PDF文件第6页浏览型号5962-9055502LA的Datasheet PDF文件第8页浏览型号5962-9055502LA的Datasheet PDF文件第9页浏览型号5962-9055502LA的Datasheet PDF文件第10页浏览型号5962-9055502LA的Datasheet PDF文件第11页  
PLDC20RA10  
Switching Characteristics Over the Operating Range[3, 7, 8]  
Commercial  
Military  
15  
20  
20  
25  
35  
Parameter  
tPD  
Description  
Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Unit  
Input or Feedback to  
Non-Registered Output  
15  
20  
20  
25  
35  
ns  
tEA  
tER  
Input to Output Enable  
15  
15  
20  
20  
20  
20  
30  
30  
35  
35  
ns  
ns  
Input to Output  
Disable  
tPZX  
tPXZ  
Pin 13 to Output  
Enable  
12  
12  
15  
15  
15  
20  
15  
15  
20  
20  
20  
25  
25  
25  
35  
ns  
ns  
Pin 13 to Output  
Disable  
tCO  
tSU  
Clock to Output  
ns  
ns  
Input or Feedback  
Set-Up Time  
7
10  
10  
15  
20  
tH  
tP  
Hold Time  
3
5
3
5
5
ns  
ns  
Clock Period  
(tSU + tCO)  
22  
30  
30  
40  
55  
tWH  
tWL  
Clock Width HIGH[5]  
Clock Width LOW[5]  
10  
10  
13  
13  
12  
12  
18  
18  
25  
25  
ns  
ns  
fMAX  
Maximum Frequency  
(1/tP)[5]  
45.5  
33.3  
33.3  
25.0  
18.1  
MHz  
tS  
tR  
Input of Asynchronous  
Set to Registered Output  
15  
15  
20  
20  
20  
20  
25  
25  
40  
40  
ns  
ns  
Input of Asynchronous  
Reset to Registered  
Output  
tARW  
Asynchronous Reset  
Width[5]  
15  
20  
20  
25  
25  
ns  
tASW  
tAR  
Asynchronous S-Width[5]  
15  
10  
20  
12  
20  
12  
25  
15  
25  
20  
ns  
ns  
Asynchronous Set/  
Reset Recovery Time  
tWP  
Preload Pulse Width  
Preload Set-Up Time  
Preload Hold Time  
15  
15  
15  
15  
15  
15  
15  
15  
15  
15  
15  
15  
15  
15  
15  
ns  
ns  
ns  
tSUP  
tHP  
Notes:  
7. Part (a) of AC Test Loads was used for all parameters except tEA, tER, tPZX and tPXZ, which use part (b).  
8. The parameters tER and tPXZ are measured as the delay from the input disable logic threshold transition to VOH - 0.5 V for an enabled HIGH output or VOL  
+0.5V for an enabled LOW output. Please see part (c) of AC Test Loads and Waveforms for waveforms and measurement reference levels.  
Document #: 38-03012 Rev. **  
Page 7 of 14