CAT1021, CAT1022, CAT1023
DEVICE OPERATION
¯¯¯
are required. Manual reset operation using MR input
is shown in Figure 2.
Reset Controller Description
The CAT1021/22/23 precision RESET controllers
ensure correct system operation during brownout and
power up/down conditions. They are configured with
open drain RESET outputs.
Hardware Data Protection
The CAT1021/22/23 supervisors have been designed
to solve many of the data corruption issues that have
long been associated with serial EEPROMs. Data
corruption occurs when incorrect data is stored in a
memory location which is assumed to hold correct data.
During power-up, the RESET outputs remain active
until VCC reaches the VTH threshold and will continue
driving the outputs for approximately 200ms (tPURST
)
after reaching VTH. After the tPURST timeout interval, the
device will cease to drive the reset outputs. At this
point the reset outputs will be pulled up or down by
their respective pull up/down resistors.
Whenever the device is in a Reset condition, the
embedded EEPROM is disabled for all operations,
including write operations. If the Reset output(s) are
active, in progress communications to the EEPROM
are aborted and no new communications are allowed.
In this condition an internal write cycle to the memory
can not be started, but an in progress internal non-
volatile memory write cycle can not be aborted. An
internal write cycle initiated before the Reset condition
can be successfully finished if there is enough time
(5ms) before VCC reaches the minimum value of 2V.
During power-down, the RESET outputs will be active
¯¯¯¯¯¯
when VCC falls below VTH. The RESET output will be
valid so long as VCC is >1.0V (VRVALID). The device is
designed to ignore the fast negative going VCC
transient pulses (glitches).
Reset output timing is shown in Figure 1.
In addition, the CAT1021 includes a Write Protection
Input which when tied to VCC will disable any write
operations to the device.
Manual Reset Operation
¯¯¯¯¯¯
The RESET pin can operate as reset output and
manual reset input. The input is edge triggered; that
¯¯¯¯¯¯
is, the RESET input will initiate a reset timeout after
Watchdog Timer
detecting a high to low transition.
The Watchdog Timer provides an independent
protection for microcontrollers. During a system
failure, CAT1021/22/23 devices will provide a reset
signal after a time-out interval of 1.6 seconds for a
lack of activity. The CAT1023 is designed with the
Watchdog timer feature on the WDI pin. The CAT1021
and CAT1022 monitor the SDA line. If WDI or SDA
does not toggle within a 1.6 second interval, the reset
condition will be generated on the reset outputs. The
watchdog timer is cleared by any transition on a
monitored line.
¯¯¯¯¯¯
When RESET I/O is driven to the active state, the 200
msec timer will begin to time the reset interval. If
external reset is shorter than 200ms, Reset outputs
will remain active at least 200ms.
The CAT1021/22/23 also have a separate manual
reset input. Driving the MR input low by connecting a
pushbutton (normally open) from MR pin to GND will
generate a reset condition. The input has an internal
pull up resistor.
¯¯¯
¯¯¯
As long as reset signal is asserted, the watchdog
timer will not count and will stay cleared.
¯¯¯
Reset remains asserted while MR is low and for the
¯¯¯
Reset Timeout period after MR input has gone high.
¯¯¯
Glitches shorter than 100ns on MR input will not ge-
nerate a reset pulse. No external debouncing circuits
© Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
7
Doc. No. MD-3009 Rev. M
CATALYST [ CATALYST SEMICONDUCTOR ]
