BS616LV2019
n PIN DESCRIPTIONS
Name
Function
These 17 address inputs select one of the 262,144 x 16 bit in the RAM
A0-A16 Address Input
CE is active LOW and CE2 is active HIGH. Both chip enables must be active when
data read from or write to the device. If either chip enable is not active, the device is
deselected and is in standby power mode. The DQ pins will be in the high impedance
state when the device is deselected. (48B BGA ignore CE2 pin)
CE Chip Enable 1 Input
CE2 Chip Enable 2 Input
The write enable input is active LOW and controls read and write operations. With the
chip selected, when WE is HIGH and OE is LOW, output data will be present on the
DQ pins; when WE is LOW, the data present on the DQ pins will be written into the
selected memory location.
WE Write Enable Input
The output enable input is active LOW. If the output enable is active while the chip is
selected and the write enable is inactive, data will be present on the DQ pins and they
will be enabled. The DQ pins will be in the high impendence state when OE is inactive.
Lower byte and upper byte data input/output control pins.
OE Output Enable Input
LB and UB Data Byte Control Input
16 bi-directional ports are used to read data from or write data into the RAM.
DQ0-DQ15 Data Input/Output
Ports
VCC
Power Supply
Ground
VSS
n TRUTH TABLE
MODE
CE2(1)
DQ0~DQ7 DQ8~DQ15 VCC CURRENT
CE
H
WE
X
OE
X
LB
X
X
H
L
UB
X
X
H
X
L
X
L
High Z
High Z
High Z
High Z
High Z
DOUT
High Z
High Z
High Z
High Z
High Z
DOUT
ICCSB, ICCSB1
Chip De-selected
(Power Down)
X
X
X
ICCSB, ICCSB1
X
X
H
H
X
X
ICCSB, ICCSB1
L
H
H
ICC
ICC
ICC
ICC
ICC
ICC
ICC
ICC
Output Disabled
Read
L
H
H
X
L
L
L
L
H
H
H
L
L
H
L
L
High Z
DOUT
DOUT
H
L
High Z
DIN
L
DIN
Write
X
H
L
L
X
DIN
H
DIN
X
1. 48BGA ignore CE2 condition.
2. H means VIH; L means VIL; X means don’t care (Must be VIH or VIL state)
Revision 1.3
R0201-BS616LV2019
2
May.
2006
BSI [ BRILLIANCE SEMICONDUCTOR ]
