欢迎访问ic37.com |
会员登录 免费注册
发布采购

BRT1A16NB-TR 参数 Datasheet PDF下载

BRT1A16NB-TR图片预览
型号: BRT1A16NB-TR
PDF下载: 下载PDF文件 查看货源
内容描述: 四路差分接收器BRF1A , BRF2A , BRS2B , BRR1A和BRT1A [Quad Differential Receivers BRF1A, BRF2A, BRS2B, BRR1A, and BRT1A]
分类和应用: 接口集成电路光电二极管信息通信管理
文件页数/大小: 12 页 / 222 K
品牌: AGERE [ AGERE SYSTEMS ]
 浏览型号BRT1A16NB-TR的Datasheet PDF文件第1页浏览型号BRT1A16NB-TR的Datasheet PDF文件第2页浏览型号BRT1A16NB-TR的Datasheet PDF文件第4页浏览型号BRT1A16NB-TR的Datasheet PDF文件第5页浏览型号BRT1A16NB-TR的Datasheet PDF文件第6页浏览型号BRT1A16NB-TR的Datasheet PDF文件第7页浏览型号BRT1A16NB-TR的Datasheet PDF文件第8页浏览型号BRT1A16NB-TR的Datasheet PDF文件第9页  
Quad Differential Receivers  
BRF1A, BRF2A, BRS2B, BRR1A, and BRT1A  
Data Sheet  
April 2001  
Electrical Characteristics (continued)  
Table 3. Voltage and Current Characteristics  
For variation in minimum VOH and maximum VOL over the temperature range, see Figure 8. TA = –40 °C to +125 °C.  
Parameter  
Sym  
Min  
Typ  
Max  
Unit  
Output Voltages, VCC = 4.5 V:  
Low, IOL = 8.0 mA  
VOL  
VOH  
0.5  
V
V
High, IOH = 400 µA  
2.4  
Enable Input Voltages:  
1
Low, VCC = 5.5 V  
VIL  
2.0  
0.7  
V
V
V
1
High, VCC = 5.5 V  
VIH  
Clamp, VCC = 4.5 V, II = –5.0 mA  
Differential Input Voltages, VIH – VIL:2  
0.80 V < VIH < 7.2 V, 1.2 V < VIL < 6.8 V  
Input Offset Voltage  
VIK  
–1.0  
1
VTH  
0.1  
0.02  
0.1  
0.20  
0.05  
0.15  
V
V
V
VOFF  
VOFF  
Input Offset Voltage BRS2B  
Output Currents, VCC = 5.5 V:  
Off-state (high Z), VO = 0.4 V  
Off-state (high Z), VO = 2.4 V  
Short Circuit  
IOZL  
IOZH  
–20  
20  
µA  
µA  
3
IOS  
–25  
–100  
mA  
Enable Currents, VCC = 5.5 V:  
Low, VIN = 0.4 V  
IIL  
IIH  
IIH  
–400  
20  
µA  
µA  
µA  
High, VIN = 2.7 V  
Reverse, VIN = 5.5 V  
100  
Differential Input Currents, VCC = 5.5 V:  
Low, VIN = –1.2 V  
IIL  
1.0  
mA  
mA  
High, VIN = 7.2 V  
IIH  
1.0  
Differential Input Impedance (BRR1A):  
Connected Between RI and RI  
Differential Input Impedance (BRT1A)4  
RO  
R1  
R2  
110  
60  
90  
1. The input levels and difference voltage provide zero noise immunity and should be tested only in a static, noise-free environment.  
2. Outputs of unused receivers assume a logic 1 level when the inputs are left open. (It is recommended that all unused positive inputs  
be tied to the positive power supply. No external series resistor is required.)  
3. Test must be performed one lead at a time to prevent damage to the device.  
4. See Figure 2.  
R1  
R1  
RI  
RI  
R2  
12-2819.a(F)  
Figure 2. BRT1A Terminating Resistor Configuration  
Agere Systems Inc.  
3